

What is claimed is:

1. An input buffer circuit comprising:
a differential amplifier circuit for receiving first
and second input signals and generating an amplified signal
corresponding to a voltage difference between the first and
second input signals;

a transfer circuit for receiving the first input signal
and outputting a transfer circuit output signal having the
same logical level as the first input signal; and

a control circuit, connected to the differential
amplifier circuit and the transfer circuit, for selectively
enabling the differential amplifier circuit and the transfer
circuit in accordance with a control signal.

2. The input buffer circuit according to claim 1,
wherein the control circuit enables the differential
amplifier circuit and disables the transfer circuit when the
first and second input signals have small amplitudes.

3. The input buffer circuit according to claim 2,
wherein the control circuit disables the differential
amplifier circuit and enables the transfer circuit when the
first and second input signals have full amplitudes.

4. The input buffer circuit according to claim 1,
wherein the differential amplifier circuit includes a
constant current circuit and the control circuit disables
the differential amplifier circuit by stopping a current
from flowing through the constant current circuit.

5. The input buffer circuit according to claim 4,
wherein the constant current circuit includes a constant
current transistor and the control circuit disables the

differential amplifier circuit by turning off the constant current transistor.

5 6. The input buffer circuit according to claim 5, wherein the constant current transistor is turned off by the control circuit by applying the control signal at its gate.

10 7. The input buffer circuit according to claim 1, further comprising a driver circuit, connected to the differential amplifier circuit and the transfer circuit, for receiving the amplified signal from the differential amplifier circuit when the amplifier circuit is enabled and the transfer circuit output signal when the transfer circuit is enabled.

15 8. The input buffer circuit according to claim 7, wherein the control circuit includes an output selecting circuit for selecting either the amplified signal from the enabled differential amplifier circuit or the transfer circuit output signal from the enabled transfer circuit in accordance with the control signal and supplying the selected signal to the driver circuit.

20 9. The input buffer circuit according to claim 8, wherein the output selecting circuit includes a first transistor connected between the differential amplifier circuit and the driver circuit and a second transistor connected between the transfer circuit and the driver circuit, and the first and second transistors are of
25 different conductivity types and are controlled by the control signal.

10. The input buffer circuit according to claim 8, wherein the output selecting circuit includes a first tri-

state inverter circuit, connected between the differential amplifier circuit and the driver circuit, for receiving the amplified signal from the differential amplifier circuit and a second tri-state inverter circuit, connected to the transfer circuit, for receiving the transfer circuit output signal, wherein the first and second tri-state inverter circuits are complementarily set to a floating state in accordance with the control signal.

11. An input buffer circuit comprising:
a differential amplifier circuit for receiving first and second input signals and generating an amplified signal corresponding to a voltage difference between the first and second input signals;
a first tri-state inverter circuit, connected to the differential amplifier circuit, for receiving the amplified signal from the differential amplifier circuit;
a second tri-state inverter circuit for receiving the first input signal; and
a control circuit, connected to the differential amplifier circuit and the first and second tri-state inverter circuits, for selectively enabling the differential amplifier circuit and the first and second tri-state inverter circuits in accordance with a control signal.

12. The input buffer circuit according to claim 11, wherein the control circuit enables the differential amplifier circuit and the first tri-state inverter circuit and disables the second tri-state inverter circuit when the first and second input signals have small amplitudes.

13. The input buffer circuit according to claim 12, wherein the control circuit disables the differential amplifier circuit and the first tri-state inverter circuit

and enables the second tri-state inverter circuit when the first and second input signals have full amplitudes.

5 14. The input buffer circuit according to claim 11, further comprising a driver circuit, connected to the first and second tri-state inverter circuits, for receiving an output signal from the enabled one of the first and second tri-state inverter circuits enabled by the control circuit.

10 15. The input buffer circuit according to claim 11, wherein each of the first and second tri-state inverter circuits includes:

an inverter;

a PMOS transistor connected between the inverter and a high-potential power supply; and

an NMOS transistor connected between the inverter and a low-potential power supply.

20 16. The input buffer circuit according to claim 15, wherein the control circuit generates first and second control signals which are complementary each other, and wherein the PMOS transistor of the first tri-state inverter circuit and the NMOS transistor of the second tri-state inverter circuit are controlled by the first control signal and the NMOS transistor of the first tri-state inverter circuit and the PMOS transistor of the second tri-state inverter circuit are controlled by the second control signal.

25 17. A method of testing a semiconductor device, the semiconductor device including an output buffer connected between an internal logic circuit and a device pad, and an input buffer connected between the internal logic circuit and the device pad, and wherein the input buffer includes a

5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
105
110
115
120
125
130
135
140
145
150
155
160
165
170
175
180
185
190
195
200
205
210
215
220
225
230
235
240
245
250
255
260
265
270
275
280
285
290
295
300
305
310
315
320
325
330
335
340
345
350
355
360
365
370
375
380
385
390
395
400
405
410
415
420
425
430
435
440
445
450
455
460
465
470
475
480
485
490
495
500
505
510
515
520
525
530
535
540
545
550
555
560
565
570
575
580
585
590
595
600
605
610
615
620
625
630
635
640
645
650
655
660
665
670
675
680
685
690
695
700
705
710
715
720
725
730
735
740
745
750
755
760
765
770
775
780
785
790
795
800
805
810
815
820
825
830
835
840
845
850
855
860
865
870
875
880
885
890
895
900
905
910
915
920
925
930
935
940
945
950
955
960
965
970
975
980
985
990
995

differential amplifier circuit for selectively amplifying an input signal thereto and a transfer circuit, the method comprising the steps of:

connecting a terminal resistor between the device pad and a high potential power supply;

supplying the input signal to the input buffer from the output buffer, wherein the differential amplifier circuit of the input buffer generates an amplified input signal and the transfer circuit of the input buffer generates a transfer signal having the same logic level as the input signal; and

providing a control signal to the input buffer to enable the differential amplifier circuit and disable the transfer circuit.

18. The method of claim 17, wherein the input signal has a small amplitude.

add
B3

Add
C37